



SpaceCubeX: Hybrid Multi-core CPU / FPGA / DSP Flight Architecture

Matthew French, Andrew Schmidt, Gabe Weisz – USC / ISI

Tom Flatley, Gary Crum, Jonathan Bobblit – NASA GSFC


Carlos Villalpando, Robert Bocchino – NASA JPL

June 14th, 2016



Motivation: Next Gen NASA Earth Science Missions


- New Instruments required to produce essential data to help scientists answer critical 21st century questions
 - Global climate change, air quality, ocean health, ecosystem dynamics, etc...
- Missions specifying instruments with significantly increased:
 - Temporal, spatial, and frequency resolutions → to global, continuous observations
 - Current/near-term data at rates $>10^8$ to 10^{11} bits/second
- On-board processing ~ 100 - $1,000$ x than previous missions (compression, storage, downlink)
- Adding new capabilities such as low-latency data products for extreme event warnings




ACE



GEO-CAPE




3D-Winds



ASCENDS




HyspIRI




PACE



TSIS-1



LIST



PATH

Hybrid computing is a key cross-cutting technology directly applicable to missions recommended in the Decadal Survey



SpaceCubeX Project

- Recent publications show hybrid computing architectures can be highly efficient in highly constrained SWAP scenarios
 - Also tracks trends in HPC, mobile computing
- Can we identify a hybrid computing architecture of high utility across a wide suite of Earth Science applications?



- SpaceCubeX Architecture Analysis Framework:
 - Enables selection of the most SWAP efficient processing architecture, with direct impact on mission capabilities, cost, and risk.
 - Minimal extensions to integrate new processors, such as the anticipated NASA High Performance Spaceflight Computer (HPSC), reducing time to initiate benchmarking by months.
 - Reduces risk due to supply chain disruptions by allowing a user to rapidly compare alternative component selections, quantify the impact, and update the processing architecture.
 - Leverages a wide suite of high performance embedded computing benchmarks and Earth science scenarios to ensure robust architecture characterization.
 - Utilizes a proven inter-task programming model to facilitate benchmark compilation and experimentation, while being fully interoperable with commercial compilers.



SpaceCube Next?

- **Multi-core processors more easily provide:**




- General OS support
- High-level functions
- Coarse grained application parallelism

- **Co-processors then provide:**

- Customized acceleration
- High throughput
- Fine-grained data parallelism

- **Sparked questions:**

- What devices to use?
- How to connect the devices?
- How to program the system?
- (and many more...)







Reinvent Hardware Development Process

- Search space of hybrid combinations too complex for existing methods
- Create a development environment which enables design space exploration of architectures across a range of applications
- Components pulled from a database and architecture generated
- Same environment can be used as architecture increases TRL
- Performance can be tracked across architectures and across TRL development

Traditional Hardware Development:




SpaceCubeX Heterogeneous Hardware Development:





Simulation Testbed

- **ArchGen:**
 - Creates board models for evaluation in simulation/emulation environments
- **Component Database:**
 - Collection of components of interest for evaluation
- **Performance Models:**
 - Individual component parameters used by simulation environment and report generation
- **Simulation Generator:**
 - Builds simulation environment based on board model
- **Compiler:**
 - Sets up compilation environment based on board model
- **Simulation Environment:**
 - Run-time framework to evaluate benchmark applications on hybrid architecture model
- **Report:**
 - Details of system's metrics based on benchmark applications on candidate architecture model



Year 1: Development and evaluation of simulation testbed across hybrid architectures



Architecture Generator (ArchGen)

- Python based script for rapid architecture prototyping
- Parse Excel spreadsheets for component database and user selections
- Modular capabilities for future and integration with Emulation Environment
- Added hooks for GUI front-end for User Selection via TkInter
- Produces XML-based Board Model file for:
 - Use by Simulation Generator/Compilation & Emulation Framework




Component Database

Component	Manufacturer	Part Number	Package	Quantity	Power (W)	Capacity (MBytes)	Speed (MHz)	Notes
SRAM	Atmel	93LC46	8-Pin	1	0.16	4	100	
SRAM	Honeywell	HR06432	8-Pin	1	2.5	2048	100	
DDR2	3D-Plus	3D2DBG08U58663	8-Pin	1	2	2052	100	
MEMORY TOTAL								

User Selection

Desired Capacity (MBytes)	Name	Type	Worst Case Power per device (W)
4	Atmel M93C46	SRAM	0.16
2048	Honeywell HR06432	SRAM	2.5
2052	MEMORY TOTAL		




`$ ArchGen CompDB.xlsx UserSel.xls HybrdFPGA HybridFPGA_1.xml`



Simulation Generator (SimGen)

- Python based script to stitch together hybrid simulation
- Generate Simulation Environment from board model
 - Interoperability between multi-core processors, FPGAs, DSPs
 - Run-time platform to execute benchmark applications
 - Monitor and collect performance report for post-run analysis
- Added support for external co-simulator (e.g. DSP/FPGAs)
- Leveraging Imperas Open Virtual Platform Platform APIs and Libraries




**Simulation Generation create platform executables for CPUs and FPGAs.
DSP simulator already incorporates DSP simulator platform executable.**




SpaceCubeX's Accelerator Peripheral Simulation Engine

- Connects processor simulator with FPGAs and DSPs co-simulation environments
- Motivated by limited DSP simulation SystemC & TLM integration support
- Recognized need for similar functionality with future Emulation Environment
- Accelerator peripheral is transaction-based
 - Supports multiple transactions to processor's memory
 - Working on adding more fine-grain delays
 - Accelerator Delay – Time for accelerator to perform computation
 - Interface Delay – Time for accelerator to transfer data to memory/CPU
- Processor issues commands / checks status via Bus transactions
- Integrates with Redsharc FPGA simulations and DSP TI simulator






Simulation Environment





Simulation Environment Run-Time Architecture

- Simulation environment stack running on Host PC
- SpaceCubeX's Hybrid architectures are virtual system
- Able to provide support for bare metal and OS support in system
- Benchmarks using compilation flow can run in instruction accurate simulation and provide conventional debugging techniques





SpaceCubeX: Simulator Performance Evaluation

- Microbenchmarks used to evaluate run-time performance
 - Hardware platform performance based on real SpaceCube 2.0 system (Xilinx ML510 development board)
 - SpaceCubeX Simulator generated SpaceCube 2.0 simulation platform
- Performance differences within simulator tolerance

Dhrystone Simulator Performance Evaluation Comparison					
	Runs	Clock Cycles/Instructions	Time (s)	DMIPS	Difference
Hardware Platform	20000	23651950	0.2365	48.12727607	-
SpaceCubeX Simulator	20000	7980020	0.2418	47.07260082	2.22%
Hardware Platform	200000	249200120	2.4920	45.67830574	-
SpaceCubeX Simulator	200000	80000020	2.4242	46.95502526	2.76%


Whetstone Simulator Performance Evaluation Comparison			
	Clock Cycles/Instructions	Time (s)	Difference
Hardware Platform	13334671	0.1333	
SpaceCubeX Simulator	4780862	0.1449	8.29%



Architecture Prototypes


- Architectures selected for initial ‘seed’ to begin trade-space exploration
 - Further permutation later in effort
- **Baseline: SpaceCube 2.0 Architecture:**
 - Existing Flight system - One RadHard Aeroflex FPGA and two Virtex5

Zynq SoC Architecture




- **ARM Cortex-A9 (embedded)**
 - Dual ARMv7 800-1000 MHz
 - 64KB L1 Cache / 512 MB L2 Cache
 - Hard floating point unit and NEON data engine
- **Xilinx Zynq 7045 FPGA Fabric**
 - Logic Cells: 350,000
 - Block RAM: 17,440 Kb
 - DSP slices: 900
 - GTX (12.5 Gb/s): 16

Hybrid FPGA Architecture



- **Processor**
 - **Dual ARM Cortex-A53 processors**
 - Quad ARMv8-A 32b/64b Core 1.3 GHz
 - 32KB I-Cache / 32KB D-Cache
 - 1 MB L2 Cache
 - **ARM Cortex-R5**
 - ARMv7R 1.4 GHz
- **Xilinx Virtex 7 FPGA (XC7VX485T)**
 - Logic Cells: 485,760
 - Block RAM: 37,080 Kb
 - DSP slices: 2,800
 - GTX (12.5 Gb/s): 56

Hybrid DSP Architecture






- **Processor: ARM Cortex-A53**
 - Quad ARMv8-A 32b/64b Core 1.3 GHz
 - 32KB I-Cache / 32KB D-Cache
 - 1 MB L2 Cache
- **ClearSpeed CSX700 / BAE RADSPED**
 - TI C6747 DSP stand in
 - 250 MHz core clock frequency
 - 2 SIMD Cores
 - 96 processing elements / core
 - 8K L1 instruction cache / 4K L1 data cache



Application Benchmark Suite

Benchmark	Description
Micro Benchmarks	Kernels to benchmark architecture subcomponents and measure system viability.
NAS Parallel Benchmarks	NASA generated set of programs designed to help evaluate the performance of parallel supercomputers, derived from computational fluid dynamics (CFD) applications and consist of five kernels and three pseudo-applications
Packet Routing	2 kernels: Packet generation and transmission & Packet reception and verification
ATCORR	Atmospheric correction algorithm commonly used in Hyperspectral and other sensing applications
Hyperspectral Classifiers	Two classification kernels: Sulfur, Thermal
Hyperspectral Compression	Lossless Compression algorithm tuned for hyperspectral data
Image segmentation and segment analysis	Autonomous spacecraft tasking, geological feature identification, analysis, and data handling. (HPFEC-3)
Image Classification	Common image processing kernels including feature extraction, shape analysis, and classification. (HPFEC-4)






Application Mapping Process

- Existing applications
 - Port code, recompile
 - Existing FPGA extremely helpful
- New Applications (HPFEC-3, HPFEC-4)
 - Utilize REDSHARC to encapsulate kernels using common interface API to facilitate migrating kernels between heterogeneous elements (CPU, DSP, FPGA)
- REDSHARC: Reconfigurable Datastream Software / Hardware ARChitecture
 - REDSHARC infrastructure utilized to standardize simulation framework
 - Application developers target API and get infrastructure for ‘free’
- Optimization
 - Reasonable effort level approach taken
 - Goal to identify best board level architecture, not a mission level application optimization project


Task graph using heterogeneous processing elements



REDSHARC Uniform APIs

```
while(1) {  
    // Pop element off of Stream  
    temp = incoming.streamPop();  
    //Increment by 1  
    temp++;  
    output.streamPush(temp);  
}
```

Software API Instantiation




Hardware API Instantiation



NAS Parallel Benchmarks: Results


NAS Parallel Benchmarks Scalability Performance Speedup Results vs. 1 A9 Core



**Multi-core performance scales with the number of cores.
Architectures enabling high performance (cluster in space) class computing capabilities.**



SpaceCubeX: Throughput Comparison




Hybrid DSP and FPGA Architectures provides orders of magnitude higher performance



SpaceCubeX: Energy Consumption Comparison

Energy Consumption Estimation for SpaceCubeX Architectures



Hybrid DSP and FPGA Architectures provide significant reduction in power usage



Benchmarking Summary

- Ran over 200 benchmark application experiments on 8 different permuted architectures for processors, FPGAs, and DSPs
- General observations
 - ARM 53 significantly outperforms A9
 - Multi-core architectures provide fast, scalable approach
 - Hybrid architectures provide best performance / power
 - Hybrid DSP architecture lagging


		Space Cube 2.0		Zynq		Hybrid			
Type	Name	1 PPC	2 PPCs	1 ARM A9	2 ARM A9s	1 ARM A53	4 ARM A53s	4 A53s + FPGA	4 A53s + DSP
Diagnostic	Memory Test	Y	Y	Y	Y	Y	Y	N/A	N/A
Diagnostic	Interfaces Test	Y	Y	Y	Y	Y	Y	N/A	N/A
Micro-Benchmarks	Dhrystone / Whetstone / Linpack	Y	N/A	Y	N/A	Y	N/A	N/A	N/A
Micro-Benchmark	NAS Parallel Benchmarks	Y	N/A	Y	Y	Y	Y	N/A	N/A
Application	GSFC Packet Generation	Y	Y	Y	Y	Y	Y	N/A	N/A
Application	GSFC Packet Validation	Y	Y	Y	Y	Y	Y	N/A	N/A
Application	SAR	N	N (Single Core)	Y	N (Single Core)	Y	N (Single Core)	N/A	N/A
Application	ATCORR	Y	N (Single Core)	Y	N (Single Core)	Y	N (Single Core)	Y	N
Application	SVM Sulfur	Y	N (Single Core)	Y	N (Single Core)	Y	N (Single Core)	Y	N
Application	Hyper-Thermal	Y	N (Single Core)	Y	N (Single Core)	Y	N (Single Core)	Y	Y
Application	Hyper-Compression	Y	Y	Y	Y	Y	Y	Y	Y
Benchmark	HPFEC-3	N	N	Y	Y	Y	Y	Y	Y




Summary

- Achieved first spiral of system capable of performing board level heterogeneous design space evaluation
- System capable of supporting additional earth sensing applications
- Year 2
 - Additional architecture permutations
 - Migrating from Simulation to Emulation
 - Assessing additional application


SpaceCubeX Heterogeneous Hardware Development:




- Extensions to address High Performance Computation
 - GPU-based accelerators
 - Tightly coupled FPGAs
 - Intel HARP
 - More than Moore architectures
 - Micron Hybrid Memory cube
 - ISI has all three architectures in house
- Update framework to incorporate new architectures
- Application benchmarks representative of NASA HPC



Nvidia Graphic Processor Architecture



Intel's HARP Data center Architecture



Micron Hybrid Memory Cube



Increase NASA Community Engagement

- SpaceCube-X Simulation Infrastructure mature enough to support broader community






Fig. 3. Schematic of the kurtosis-detection model.

- Example: Radio Frequency Interference Detection and Mitigation Applications

- JPL Group (Livesey, Kocz, Misra) approached SpaceCubeX team after ESTF2015
- New approach discriminates between RFI and natural thermal emissions signals in L and C bands



Interested in how your application performs? Come talk to us!
Matthew French mfrench@isi.edu



QUESTIONS?



FPGA Simulation

REconfigurable Data-stream Hardware/Software ARChitecture:

- Provides rapid construction of System-on-Chip platforms
- Enables design space exploration of heterogeneous resources
 - Seamless HW/SW task migration supports spiral development
- Combines situational awareness with high performance processing
 - Dynamic resource management and performance tuning
- System infrastructure (network/interfaces) pre-designed and verified
 - Focus shifts to design and verification of hardware accelerator cores
- SpaceCubeX leverages Redsharc for rapid IP integration of accelerator peripherals into Hybrid FPGA Simulation Platform
 - JPL: Edge Detection & Image Convolution Kernels
 - ISI: Hyperspectral Image Compression, Thermal & Sulfur Classification Kernels






Diagram of Redsharc System Components on an FPGA



Redsharc's Build Infrastructure



Redsharc's Hardware Kernel Interface (HWKI)


Redsharc Philosophy: Interoperate and leverage current and emerging devices, tools, and technology





DSP Simulation

- Limited availability of DSP simulation environments
- Selected TI's Code Composer Studio (CCS)
 - Support for multiple DSPs
 - Instruction/cycle-accurate simulation
 - Scriptable access to running simulator and extracting results
 - Eclipse-based development environment
- SpaceCubeX preliminary evaluation on TI's C6747 DSP:
 - Optimizing C compiler with optimization level 4
 - Low power - 1/2W @ 300 MHz
 - Built-in floating point support - 4 SP adds and 2 SP multiplies/cycle
 - Also supports 4 16 bit x 16 bit integer multiply/adds per cycle
- Evaluation framework supports selection of different TI DSPs for hybrid platform analysis



```
main.c
142 //
143 //
144 //
145 //
146 //
147 //
148 //
149 //
150 //
151 //
152 //
153 //
154 //
155 //
156 //
157 //
158 //
159 //
160 //
161 //
162 //
163 //
164 //
165 //
166 //
167 //
168 //
169 //
170 //
171 //
172 //
173 //
174 //
175 //
176 //
177 //
178 //
179 //
180 //
181 //
182 //
183 //
184 //
185 //
186 //
187 //
188 //
189 //
190 //
191 //
192 //
193 //
194 //
195 //
196 //
197 //
198 //
199 //
200 //
201 //
202 //
203 //
204 //
205 //
206 //
207 //
208 //
209 //
210 //
211 //
212 //
213 //
214 //
215 //
216 //
217 //
218 //
219 //
220 //
221 //
222 //
223 //
224 //
225 //
226 //
227 //
228 //
229 //
230 //
231 //
232 //
233 //
234 //
235 //
236 //
237 //
238 //
239 //
240 //
241 //
242 //
243 //
244 //
245 //
246 //
247 //
248 //
249 //
250 //
251 //
252 //
253 //
254 //
255 //
256 //
257 //
258 //
259 //
260 //
261 //
262 //
263 //
264 //
265 //
266 //
267 //
268 //
269 //
270 //
271 //
272 //
273 //
274 //
275 //
276 //
277 //
278 //
279 //
280 //
281 //
282 //
283 //
284 //
285 //
286 //
287 //
288 //
289 //
290 //
291 //
292 //
293 //
294 //
295 //
296 //
297 //
298 //
299 //
300 //
301 //
302 //
303 //
304 //
305 //
306 //
307 //
308 //
309 //
310 //
311 //
312 //
313 //
314 //
315 //
316 //
317 //
318 //
319 //
320 //
321 //
322 //
323 //
324 //
325 //
326 //
327 //
328 //
329 //
330 //
331 //
332 //
333 //
334 //
335 //
336 //
337 //
338 //
339 //
340 //
341 //
342 //
343 //
344 //
345 //
346 //
347 //
348 //
349 //
350 //
351 //
352 //
353 //
354 //
355 //
356 //
357 //
358 //
359 //
360 //
361 //
362 //
363 //
364 //
365 //
366 //
367 //
368 //
369 //
370 //
371 //
372 //
373 //
374 //
375 //
376 //
377 //
378 //
379 //
380 //
381 //
382 //
383 //
384 //
385 //
386 //
387 //
388 //
389 //
390 //
391 //
392 //
393 //
394 //
395 //
396 //
397 //
398 //
399 //
400 //
401 //
402 //
403 //
404 //
405 //
406 //
407 //
408 //
409 //
410 //
411 //
412 //
413 //
414 //
415 //
416 //
417 //
418 //
419 //
420 //
421 //
422 //
423 //
424 //
425 //
426 //
427 //
428 //
429 //
430 //
431 //
432 //
433 //
434 //
435 //
436 //
437 //
438 //
439 //
440 //
441 //
442 //
443 //
444 //
445 //
446 //
447 //
448 //
449 //
450 //
451 //
452 //
453 //
454 //
455 //
456 //
457 //
458 //
459 //
460 //
461 //
462 //
463 //
464 //
465 //
466 //
467 //
468 //
469 //
470 //
471 //
472 //
473 //
474 //
475 //
476 //
477 //
478 //
479 //
480 //
481 //
482 //
483 //
484 //
485 //
486 //
487 //
488 //
489 //
490 //
491 //
492 //
493 //
494 //
495 //
496 //
497 //
498 //
499 //
500 //
501 //
502 //
503 //
504 //
505 //
506 //
507 //
508 //
509 //
510 //
511 //
512 //
513 //
514 //
515 //
516 //
517 //
518 //
519 //
520 //
521 //
522 //
523 //
524 //
525 //
526 //
527 //
528 //
529 //
530 //
531 //
532 //
533 //
534 //
535 //
536 //
537 //
538 //
539 //
540 //
541 //
542 //
543 //
544 //
545 //
546 //
547 //
548 //
549 //
550 //
551 //
552 //
553 //
554 //
555 //
556 //
557 //
558 //
559 //
560 //
561 //
562 //
563 //
564 //
565 //
566 //
567 //
568 //
569 //
570 //
571 //
572 //
573 //
574 //
575 //
576 //
577 //
578 //
579 //
580 //
581 //
582 //
583 //
584 //
585 //
586 //
587 //
588 //
589 //
590 //
591 //
592 //
593 //
594 //
595 //
596 //
597 //
598 //
599 //
600 //
601 //
602 //
603 //
604 //
605 //
606 //
607 //
608 //
609 //
610 //
611 //
612 //
613 //
614 //
615 //
616 //
617 //
618 //
619 //
620 //
621 //
622 //
623 //
624 //
625 //
626 //
627 //
628 //
629 //
630 //
631 //
632 //
633 //
634 //
635 //
636 //
637 //
638 //
639 //
640 //
641 //
642 //
643 //
644 //
645 //
646 //
647 //
648 //
649 //
650 //
651 //
652 //
653 //
654 //
655 //
656 //
657 //
658 //
659 //
660 //
661 //
662 //
663 //
664 //
665 //
666 //
667 //
668 //
669 //
670 //
671 //
672 //
673 //
674 //
675 //
676 //
677 //
678 //
679 //
680 //
681 //
682 //
683 //
684 //
685 //
686 //
687 //
688 //
689 //
690 //
691 //
692 //
693 //
694 //
695 //
696 //
697 //
698 //
699 //
700 //
701 //
702 //
703 //
704 //
705 //
706 //
707 //
708 //
709 //
710 //
711 //
712 //
713 //
714 //
715 //
716 //
717 //
718 //
719 //
720 //
721 //
722 //
723 //
724 //
725 //
726 //
727 //
728 //
729 //
730 //
731 //
732 //
733 //
734 //
735 //
736 //
737 //
738 //
739 //
740 //
741 //
742 //
743 //
744 //
745 //
746 //
747 //
748 //
749 //
750 //
751 //
752 //
753 //
754 //
755 //
756 //
757 //
758 //
759 //
760 //
761 //
762 //
763 //
764 //
765 //
766 //
767 //
768 //
769 //
770 //
771 //
772 //
773 //
774 //
775 //
776 //
777 //
778 //
779 //
780 //
781 //
782 //
783 //
784 //
785 //
786 //
787 //
788 //
789 //
790 //
791 //
792 //
793 //
794 //
795 //
796 //
797 //
798 //
799 //
800 //
801 //
802 //
803 //
804 //
805 //
806 //
807 //
808 //
809 //
810 //
811 //
812 //
813 //
814 //
815 //
816 //
817 //
818 //
819 //
820 //
821 //
822 //
823 //
824 //
825 //
826 //
827 //
828 //
829 //
830 //
831 //
832 //
833 //
834 //
835 //
836 //
837 //
838 //
839 //
840 //
841 //
842 //
843 //
844 //
845 //
846 //
847 //
848 //
849 //
850 //
851 //
852 //
853 //
854 //
855 //
856 //
857 //
858 //
859 //
860 //
861 //
862 //
863 //
864 //
865 //
866 //
867 //
868 //
869 //
870 //
871 //
872 //
873 //
874 //
875 //
876 //
877 //
878 //
879 //
880 //
881 //
882 //
883 //
884 //
885 //
886 //
887 //
888 //
889 //
890 //
891 //
892 //
893 //
894 //
895 //
896 //
897 //
898 //
899 //
900 //
901 //
902 //
903 //
904 //
905 //
906 //
907 //
908 //
909 //
910 //
911 //
912 //
913 //
914 //
915 //
916 //
917 //
918 //
919 //
920 //
921 //
922 //
923 //
924 //
925 //
926 //
927 //
928 //
929 //
930 //
931 //
932 //
933 //
934 //
935 //
936 //
937 //
938 //
939 //
940 //
941 //
942 //
943 //
944 //
945 //
946 //
947 //
948 //
949 //
950 //
951 //
952 //
953 //
954 //
955 //
956 //
957 //
958 //
959 //
960 //
961 //
962 //
963 //
964 //
965 //
966 //
967 //
968 //
969 //
970 //
971 //
972 //
973 //
974 //
975 //
976 //
977 //
978 //
979 //
980 //
981 //
982 //
983 //
984 //
985 //
986 //
987 //
988 //
989 //
990 //
991 //
992 //
993 //
994 //
995 //
996 //
997 //
998 //
999 //
1000 //
```



Accelerator Peripheral: Multi-Simulator Build Process

- Added support to compile, run, and collect co-simulator results
 1. Compile accelerator source code, test bench, and test vectors using standard tools (e.g. Synopsys VCS, TI's CCS)
 2. Run accelerator and collect output results (data and delays)
 3. Plug results into peripheral memory files
 4. Compile application (independent of co-simulator results/data)
 5. Run applications in simulator accessing memory files
- Peripheral can be integrated into different platform evaluation systems

