Technology Readiness Level (TRL) Advancement of the MSPI On-Board Processing Platform for the ACE Decadal Survey Mission

Paula J. Pingree
Jet Propulsion Laboratory
California Institute of Technology
4800 Oak Grove Drive
Pasadena, California 91109-8099
Paula.J.Pingree@jpl.nasa.gov

Abstract—The Xilinx Virtex-5QV is a new Single-event Immune Reconfigurable FPGA (SIRF) device that is targeted as the spaceborne processor for the NASA Decadal Survey Aerosol-Cloud-Ecosystem (ACE) mission’s Multiangle SpectroPolarimetric Imager (MSPI) instrument, currently under development at JPL. A key technology needed for MSPI is on-board processing (OBP) to calculate polarimetry data as imaged by each of the 9 cameras forming the instrument. With funding from NASA’s ESTO1 AIST2 Program, JPL is demonstrating how signal data at 95 Mbytes/sec over 16 channels for each of the 9 multi-angle cameras can be reduced to 0.45 Mbytes/sec, thereby substantially reducing the image data volume for spacecraft downlink without loss of science information. This is done via a least-squares fitting algorithm implemented on the Virtex-5 FPGA operating in real-time on the raw video data stream.

The MSPI instrument development consists of three phases: Ground-MSPI, Air-MSPI, and Space-MSPI. Ground-MSPI is a ground-based camera demonstration focused on characterizing the imager optics and performance. Air-MSPI is an updated version of the ground system that was flown twice on an ER-2 aircraft in 2010. Lessons learned from the ground- and air-based demonstrations will be used in the future design of the satellite-based Space-MSPI instrument. In the first 2-years of the AIST task, the OBP algorithm has been demonstrated on a commercial Xilinx Virtex-5 FPGA-based development platform integrated with the Ground-MSPI camera system and also instantiated directly on the Air-MSPI electronics’ military-grade Virtex-5 FPGA for validation in the laboratory environment. In Year 3, airborne validation of the OBP algorithm is planned with another ER-2 flight of Air-MSPI.

A related task funded in 2010 by NASA’s ESTO ATI3 Program integrates the MSPI OBP algorithm on the Virtex-5 SIRF device as a payload to the University of Michigan’s M-Cubed CubeSat to gain on-orbit validation of this platform and thereby further advance the Technology Readiness Level (TRL) for MSPI and the ACE mission. This new task is called COVE (CubeSat On-board processing Validation Experiment). M-Cubed, carrying the JPL-provided COVE processor payload, has been selected for launch on the NPOESS Preparatory Project (NPP) Mission, currently scheduled on a Delta-II launch vehicle out of Vandenberg Air Force Base on October 18, 2011.

Table of Contents

1 Introduction ................................................................. 1
2 TRL Definitions ........................................................... 2
3 TRL Summary: MSPI OBP ....................................... 2
4 TRL Advancement ...................................................... 3
  4.1 TRL-4: Ground-MSPI in Lab ................................ 3
  4.2 TRL-5: Air-MSPI in Lab ....................................... 3
  4.3 TRL-6: Air-MSPI on ER-2 .................................... 4
  4.4 M-Cubed/COVE: Beyond TRL-6 ..................... 4
5 Conclusion .................................................................... 4
Acknowledgements ............................................................. 5
References ........................................................................... 5
Biography ............................................................................ 5

1 INTRODUCTION

The Multiangle SpectroPolarimetric Imager (MSPI) is an instrument concept in development at JPL to produce a highly accurate multiangle-multiwavelength polarimeter to measure cloud and aerosol properties as called for by the Aerosol-Cloud-Ecosystem (ACE) tier-2 mission concept in the Decadal Survey. This instrument has proposed 9 cameras (8-fixed and 1-gimballed), each of which must eventually process a raw video signal rate around 95 Mbytes/sec over 16-20 channels for space flight. A computationally intensive linear least-squares algorithm must also be applied to perform data reduction for video processing of the signal output from the photo-detector array. These data reductions can be performed (without sacrificing the information content of the camera product for science) based on how the calculations are implemented for

1 Earth Science Technology Office (ESTO)
2 Advanced Information Systems Technology (AIST)
3 Advanced Technologies Initiatives (ATI)
digital signal processing in the Xilinx Virtex-5FXT FPGA. The result of the on-board processing algorithm is the reduction of dozens of samples acquired during a 40-msec frame to five parameters. Averaging cross-track and along-track pixels to reduce spatial resolution achieves further data reduction. The technology under development and described here is required to enable this process to occur in real-time, with the speed necessary to keep up with the MSPI data throughput. For a complete mathematical description of the data processing algorithm, see the journal articles in Applied Optics [1][2]. A 2010 IEEE Aerospace Conference paper provides a concise overview of the algorithm with an emphasis on implementation details [3].

MSPI is being developed as a follow on to the Multi-angle Imaging SpectroRadiometer (MISR) [4], that has been operating since 2000 aboard NASA’s Terra satellite. The first MSPI camera system developed is called LabMSPI consisting of a single 660-nm spectral band with channels having 0° and -45° polarizers, and no polarizer. LabMSPI was later upgraded to a multi-band version now known as Ground-MSPI. The spectral bands of the Ground-MSPI camera are 335, 380, 445, 470, 555, 660, 865, 935 nm where the bands at 470, 660 and 865 nm are polarimetric. At ESTF 2010 we presented on the real-time on-board processing validation of Ground-MSPI camera images [5]. Air-MSPI is customized for flight on NASA’s ER-2 high altitude aircraft and successfully flew twice in 2010. In this past year under AIST funding we have integrated the OBP algorithm with Air-MSPI and performed real-time validation of camera images in the lab to achieve TRL-5. We are presently preparing for another ER-2 flight where we will validate the OBP algorithm with real-time image data to achieve TRL-6. The ATI task known as COVE builds on the AIST task development to integrate the Virtex-5 FPGA and OBP algorithm as a secondary electronics payload of a university CubeSat to further advance the TRL via low Earth orbit demonstration.

2 TRL DEFINITIONS

Table 1 provides the NASA Technology Readiness Level (TRL) definitions for levels 4-8 for both hardware and software descriptions. This is a collaborative and synergistic effort between the AIST and ATI tasks to advance the TRL of the hardware component (Virtex-5 FPGA) and software/firmware component (algorithm) for MSPI OBP and the ACE decadal survey mission. The AIST task began in TRL-4 with a preliminary version of the algorithm demonstrated on a prototype development board containing the FPGA. Final demonstration of TRL-4 was completed with the Ground-MSPI camera where real-time image data was essentially post-processed using this development platform. The Air-MSPI camera system provides an integrated system for TRL-5 and TRL-6 advancement of both the hardware and software components of OBP (shown in green). M-Cubed/OVE enables TRL-7 advancement of the algorithm, and potentially TRL-8 advancement of the hardware component as the Single-event Immune Reconfigurable FPGA device will be flown.

<table>
<thead>
<tr>
<th>Table 1. NASA TRL Definitions (TRL-4 THROUGH TRL-8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology Readiness Level (TRL)</td>
</tr>
<tr>
<td>4</td>
</tr>
<tr>
<td>5</td>
</tr>
<tr>
<td>6</td>
</tr>
<tr>
<td>7</td>
</tr>
</tbody>
</table>

3 TRL SUMMARY: MSPI OBP

Table 2 shows the MSPI OBP product breakdown (system/subsystem/assembly/component) and technology level assessment for each of the key technology items that have been identified for the task. For OBP firmware/software each component gains TRL advancement based on the system in which validation occurs – Ground-MSPI camera (TRL-4), Air-MSPI camera in lab (TRL-5), Air-MSPI camera on ER-2 flight (TRL-6), M-Cubed/OVE on-orbit (TRL-7). The OBP hardware TRL advancement is tied to the grade of the FPGA device (commercial, military, SIRF/rad-hard) as well as the validation system.
4 TRL ADVANCEMENT

4.1 TRL-4: Ground-MSPI in Lab

Last year we presented validation results of the MSPI OBP algorithm running on the FPGA performing real-time data processing of raw imagery from the Ground-MSPI camera [5]. Figure 1 shows our Ground-MSPI demo system. The Ground-MSPI electronics has a two-board configuration that includes a Focal Plane Assembly (FPA) and a Data Recovery Board (DRB), each with a Spartan-3 FPGA. To demonstrate OBP of the Ground-MSPI images we simply integrated the ML507 development board (with the OBP FPGA algorithm) at the end of the image data stream.

4.2 TRL-5: Air-MSPI in Lab

The Air-MSPI Electronics has a single Focal Plane Control & Processing (FPCP) board with a military grade Virtex-5FX70T FPGA to enable OBP path-to-flight for ACE (Figure 2). For this demonstration the OBP algorithm is integrated with the rest of the Air-MSPI operational FPGA code for execution on the single device.

Air-MSPI input data to the MSPI OBP hardware requires a custom data acquisition frontend. The CameraLink data capture logic from the Ground-MSPI demonstration is replaced with direct data capture from the FPA controller core. The processed output data is sent to an off-FPGA onboard CameraLink encoder for streaming to recording units (Figure 3).

<table>
<thead>
<tr>
<th>TRL for MSPI</th>
<th>System/Subsystem</th>
<th>Assembly</th>
<th>Component</th>
<th>Key Technology Items</th>
<th>TRL</th>
</tr>
</thead>
<tbody>
<tr>
<td>OBP Hardware</td>
<td>Commercial</td>
<td>Xilinx ML100 Development Board</td>
<td>Xilinx ML100 Commercial grade FPGA</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Ground-MSPI</td>
<td>Xilinx ML570 Development Board</td>
<td>Xilinx ML570 Commercial grade FPGA</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Air-MSPI</td>
<td>Xilinx ML570 Development Board</td>
<td>Xilinx ML570 Commercial grade FPGA</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OBP-FPGA</td>
<td>Xilinx ML570 Development Board</td>
<td>Xilinx ML570 Commercial grade FPGA</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ML507 Board</td>
<td>Xilinx ML570 Development Board</td>
<td>Xilinx ML570 Commercial grade FPGA</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Xilinx ML100</td>
<td>Xilinx ML100 Commercial grade FPGA</td>
<td>4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 1. The Ground-MSPI Demo System

Figure 2. Air-MSPI FPCP Board. The Virtex-5 FPGA is in the center of the board under the fan.

Figure 3. Air-MSPI Demo System Diagram
Laboratory-based validation of Air-MSPI OBP is in progress (Figure 4). Assessment of TRL-5 advancement is expected by June 2011.

4.3 TRL-6: Air-MSPI on ER-2

Preparations are underway for an Air-MSPI ER-2 flight in July/August 2011. Validation of the OBP results of this flight demonstration will be performed in order to assess TRL-6 advancement by the time the AIST task concludes in Feb. 2012.

4.4 M-Cubed/COVE: Beyond TRL-6

COVE is an 18-month funded task to develop the flight-ready U. Michigan M-Cubed CubeSat (Figure 5) with an integrated JPL electronics payload (Figure 6) [6]. M-Cubed’s primary payload is an OmniVision 2 Megapixel CMOS camera (Figure 7) that will take quality color images of the Earth from Low Earth Orbit (LEO) and save them to a Taskit Stamp9G20 microprocessor. The secondary payload provided by JPL provides a data processing platform for on-orbit validation of the MSPI OBP algorithm running on the Virtex-5 FPGA.

The COVE payload processor, integrated on the M-Cubed CubeSat, has been selected for launch on the NPOESS Preparatory Project (NPP) Mission. This selection was part of the Space Operations Mission Directorate’s (SOMD) 2010 CubeSat Launch Initiative [8]. The NPP satellite will be launched from the Western Range at Vandenberg Air Force Base from SLC-2, California, by a Boeing Delta II-7920-10 launch vehicle. The NPP mission will be launched into an 824 km circular, sun-synchronous orbit with a 10:30 a.m. local-time descending node crossing. NPP is currently scheduled for launch on October 25, 2011.

5 CONCLUSION

MSPI and other future JPL science instruments will rely on the hardware acceleration provided by FPGA embedded technology to meet their on-board processing (OBP) requirements. The 3-year AIST task has provided a solid platform to advance MSPI OBP development from TRL-4 to TRL-6 with demonstration on the Ground-MSPI and Air-MSPI camera systems in the laboratory and the upcoming Air-MSPI ER-2 flight demo. The highly anticipated release of the space-grade Xilinx Virtex-5 FXT130 is manufactured as a Single event Immune Reconfigurable FPGA (SIRF), and it is this device that is baseline for the future Space-MSPI camera system targeted for the ACE Decadal Survey Mission [9]. Rapid advancement beyond TRL-6 can be accomplished from the low-cost capability of CubeSats to carry small payloads such as the Virtex-5 SIRF device, into LEO. This is the goal of the ATI-funded task called COVE.
ACKNOWLEDGEMENTS

The author, and Principal Investigator of the AIST and ATI-QRS tasks described in this paper, acknowledges the contributions of the Co-Investigators to these tasks: Thomas Werne, Dmitriy Bekker and Thor Wilson.

The research described in this paper was carried out by the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration.

REFERENCES


BIOGRAPHY

Paula Pingree is Supervisor of the Flight Instrument Electronics & SmallSat Technology group in the Instruments and Science Data Systems Division at JPL, Principal Investigator (PI) for the AIST task “Optimizing MSPI Design for the ACE Mission” and PI for the ATI task “CubeSat On-board processing Validation Experiment (COVE). She has been a key contributor to the design, integration, test and operation of several JPL flight projects including Cassini, Mars Global Surveyor, Deep Space 1, and Deep Impact. Most recently she led the Electronics development for the Microwave Radiometer instrument on the Juno spacecraft planned for a 2011 launch to Jupiter. Ms. Pingree has a Bachelor of Engineering degree in Electrical Engineering from Stevens Institute of Technology in Hoboken, NJ, and a Master of Science in Electrical Engineering from California State University Northridge. She is a member of IEEE.